Skip to content
Same-day shipping9% off: code GIG9
BooksBajar
Cover of Verilog Digital System Design

Verilog Digital System Design

RT Level Synthesis, Testbench and Verification

by Zainalabedin Navabi

McGraw-Hill · 2005 · Hardcover

₹2,610

Free delivery. Nothing extra to pay at checkout.

  • Delivery in 3–5 days to any serviceable pincode in India, with tracking.
  • Cash on delivery. Pay when the parcel reaches you.
  • 15-day returns.
  • Express shipping. Same-day dispatch (Monday to Saturday), delivered all over India in 3–5 days.

Offer

Use code GIG9 at checkout and pay ₹2,375 for this book (save ₹235).

9% off every book, up to ₹500 off per order.

About this book

Verilog Digital System Design: RT Level Synthesis, Testbench and Verification is written by Zainalabedin Navabi.

Its main subjects are Electronic digital computers, Computer-aided design, Verilog (Computer hardware description language) and Circuits & components.

Book details

ISBN-13
9780071445641
ISBN-10
0071445641
Author
Zainalabedin Navabi
Publisher
McGraw-Hill
Published
2005
Edition
2
Binding
Hardcover
Pages
384
Language
English
Condition
New
Subject
Fiction & Literature