
Multi-Tier Application Programming with PHP
David Wall
₹4,819

A Guide to Component Modeling
Free delivery. Nothing extra to pay at checkout.
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs.
Description supplied by the publisher.