A Verilog HDL Primer
J. Bhasker
₹3,826
Verilog Hdl Synthesis
A Practical Primer
by J. Bhasker
Star Galaxy Pub · 1998
₹2,660
Free delivery. Nothing extra to pay at checkout.
- Delivery in 3–7 days to any serviceable pincode in India, with tracking.
- Cash on delivery. Pay when the parcel reaches you.
- 15-day returns. See what qualifies.
About this book
Verilog Hdl Synthesis: A Practical Primer by J. Bhasker is a 215-page book published by Star Galaxy Pub in 1998.
The book deals with Logic design, Verilog (Computer hardware description language) and Data processing.
Book details
- ISBN-13
- 9780965039154
- ISBN-10
- 0965039153
- Author
- J. Bhasker
- Publisher
- Star Galaxy Pub
- Published
- 1998
- Pages
- 215
- Language
- English
- Condition
- New
- Subject
- Logic design
More by J. Bhasker and related titles
Recent Advances in Constraints
ERCIM International Workshop on Constraint Solving and Constraint Logic Programming (11th 2006 Caparica, Portugal)
₹4,184
Rechnerarchitektur
Wolfgang K. Giloi
₹3,141
Hybrid Systems
Nancy Lynch, Bruce Krogh
₹5,783
Verification, Model Checking, and Abstract Interpretation
Lenore D. Zuck, Paul D. Attie, Agostino Cortesi
₹5,662
Formal Program Development
Bernhard Möller, Helmut Partsch, Steve Schuman
₹5,569
Formal Approaches to Agent-Based Systems
) Faabs 200 (2000 Greenbelt
₹1,490
Theorem Proving in Higher Order Logics
Joe Hurd
₹4,776
Model Checking Software
Alex Groce, Madanlal Musuvathi
₹5,701
Digital Logic Design
Guy Even, Moti Medina
₹4,599
Certified Programs and Proofs
Jean-Pierre Jouannaud, Zhong Shao
₹5,583
Reasoning Web. Semantic Technologies for Information Systems
Sergio Tessaris
₹3,111