Verification by Error Modeling

Name: Verification by Error Modeling: Using Testing Techniques in Hardware Verification: 25
Brand: Springer-Verlag New York Inc.
SKU: 9781402076527
Price: 6631.00 INR
Availability: InStock

Using Testing Techniques in Hardware Verification: 25

by Zeljko Zilic, Katarzyna Radecka

Springer-Verlag New York Inc. · 2003 · Hardcover

₹6,631

Free delivery. Nothing extra to pay at checkout.

Delivery in 3–7 days to any serviceable pincode in India, with tracking.
Cash on delivery. Pay when the parcel reaches you.
15-day returns. See what qualifies.

About this book

Verification by Error Modeling: Using Testing Techniques in Hardware Verification: 25 by Zeljko Zilic & Katarzyna Radecka is a 216-page hardcover edition published by Springer-Verlag New York Inc. in 2003.

Topics covered include Computer-aided design, Error analysis (Mathematics), Integrated circuits and Verification.