Routing Congestion in VLSI Circuits
Prashant Saxena, Rupesh S. Shelar, Sachin Sapatnekar
₹4,109
Minimizing and Exploiting Leakage in VLSI Design
by Rajesh Garg, Nikhil Jayakumar, Suganth Paul
Springer · 2009
₹11,556
Free delivery. Nothing extra to pay at checkout.
- Delivery in 3–7 days to any serviceable pincode in India, with tracking.
- Cash on delivery. Pay when the parcel reaches you.
- 15-day returns. See what qualifies.
About this book
Minimizing and Exploiting Leakage in VLSI Design by Rajesh Garg, Nikhil Jayakumar & others is a 214-page book published by Springer in 2009.
Topics covered include Very large scale integration, Design, Integrated circuits and Systems engineering.
Book details
- ISBN-13
- 9781441909497
- ISBN-10
- 1441909494
- Authors
- Rajesh Garg, Nikhil Jayakumar, Suganth Paul
- Publisher
- Springer
- Published
- 2009
- Edition
- 2010 ed.
- Pages
- 214
- Language
- English
- Condition
- New
- Subject
- Integrated circuits
More in Integrated circuits
Power Distribution Network Design for Vlsi
Qing K. Zhu
₹11,140
Fundamentals of Tunnel Field-Effect Transistors
Sneh Saurabh, Mamidala Jagadesh Kumar
₹4,107
Photo-Excited Processes, Diagnostics and Applications
A. Peled
₹3,329
Design of Very Large Scale Integration Systems
Linda E.M Brackenbury
₹3,355
Computer Aided Verification
Alan J. Hu, Moshe y. Vardi
₹5,376
Models in Hardware Testing
Hans-Joachim Wunderlich
₹6,630
Wideband CMOS Receivers
Miguel D. Fernandes, Luis B. Oliveira
₹4,237
Wide-Bandwidth High Dynamic Range D/A Converters
Konstantinos Doris, Arthur H. M. van Roermund, Domine Leenaerts
₹4,017
High-Speed Pulse Techniques
J. A. Coekin
₹3,388
Principles of VLSI RTL Design
Sanjay Churlwala, Sapan Garg
₹10,018
CMOS Logic Circuit Design
John P. Uyemura
₹7,695