Skip to content
Free delivery across IndiaCash on delivery
BooksBajar
Cover of Chip Multiprocessor Architecture

Chip Multiprocessor Architecture

Techniques to Improve Throughput and Latency

by Olukotun

Morgan & Claypool · 2007

₹4,282

Free delivery. Nothing extra to pay at checkout.

  • Delivery in 3–7 days to any serviceable pincode in India, with tracking.
  • Cash on delivery. Pay when the parcel reaches you.
  • 15-day returns. See what qualifies.

About this book

Published by Morgan & Claypool in 2007, Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency by Olukotun runs to 240 pages.

The book deals with Parallel processing (Electronic computers), High performance processors, Computer architecture and High performance computing.

Book details

ISBN-13
9781598291230
ISBN-10
1598291238
Author
Olukotun
Published
2007
Pages
240
Language
English
Condition
New
Subject
History

More in History

See all