
Synthesizable VHDL Design for FPGAs
Eduardo Augusto Bezerra, Djones Vinicius Lettnin
₹10,474

by Eduardo Augusto Bezerra, Djones Vinicius Lettnin
Springer International Publishing AG · 2016 · Paperback
Free delivery. Nothing extra to pay at checkout.
Offer
Use code GIG9 at checkout and pay ₹7,819 for this book (save ₹500).
9% off every book, up to ₹500 off per order.
Synthesizable VHDL Design for FPGAs is written by Eduardo Augusto Bezerra & Djones Vinicius Lettnin.
Topics covered include Field programmable gate arrays and Vhdl (computer hardware description language).