Skip to content
Same-day shipping9% off: code GIG9
BooksBajar
Cover of Advanced Hdl Synthesis and Soc Prototyping

Advanced Hdl Synthesis and Soc Prototyping

Rtl Design Using Verilog

by Vaibbhav Taraate

Springer-Nature New York Inc · 2019 · Hardcover

₹10,044

Free delivery. Nothing extra to pay at checkout.

  • Delivery in 3–5 days to any serviceable pincode in India, with tracking.
  • Cash on delivery. Pay when the parcel reaches you.
  • 15-day returns.
  • Express shipping. Same-day dispatch (Monday to Saturday), delivered all over India in 3–5 days.

Offer

Use code GIG9 at checkout and pay ₹9,544 for this book (save ₹500).

9% off every book, up to ₹500 off per order.

About this book

Its main subjects are Verilog (computer hardware description language) and Embedded computer systems.

Book details

ISBN-13
9789811087752
ISBN-10
981108775X
Author
Vaibbhav Taraate
Publisher
Springer-Nature New York Inc
Published
2019
Edition
2019 ed.
Binding
Hardcover
Pages
307
Language
English
Condition
New
Subject
Embedded Systems