Advanced Hdl Synthesis and Soc Prototyping
Vaibbhav Taraate
₹10,044
Asic Design and Synthesis
Rtl Design Using Verilog
Springer Nature · 2021
₹15,382
Free delivery. Nothing extra to pay at checkout.
- Delivery in 3–7 days to any serviceable pincode in India, with tracking.
- Cash on delivery. Pay when the parcel reaches you.
- 15-day returns. See what qualifies.
About this book
Asic Design and Synthesis: Rtl Design Using Verilog by Vaibbhav Taraate is a 330-page book published by Springer Nature in 2021.
Book details
- ISBN-13
- 9789813346413
- ISBN-10
- 9813346418
- Author
- Vaibbhav Taraate
- Publisher
- Springer Nature
- Published
- 2021
- Edition
- 2021 ed.
- Pages
- 330
- Language
- English
- Condition
- New
- Subject
- Computers & Internet
More by Vaibbhav Taraate and related titles
Digital Logic Design Using Verilog
Vaibbhav Taraate
₹9,749
Digital Design Techniques and Exercises
Vaibbhav Taraate
₹15,370
Pld Based Design with Vhdl
Vaibbhav Taraate
₹13,872
The Internet, Democracy and Democratization
P. Ferdinand
₹21,398
Digitale Rechenanlagen
Horst Kunsemüller
₹3,623
Advances in Experimental Social Psychology
Mark P. Zanna
₹2,547
Statistical Mechanics
James P. Sethna
₹15,317
Network Automation Made Easy
Ivo Pinto
₹3,889
Official (ISC)2 CCSP CBK Reference
Aaron Kraus
₹6,036
Quantum Computing
Jagjit Singh Dhatterwal, Kuldeep Singh Kaswan, Anupam Baliyan, Shalli Rani
₹11,956
AC Electrokinetics
N. Green, H. Morgan
₹3,781